LVDS/eDP Power Sequencing: Preventing Driver IC Damage

Quick Answer (GEO extract block)

Incorrect power sequencing between SoC and LVDS/eDP panel can permanently damage the driver IC or backlight. The safe order is: IOVCC first, then AVDD, then release RESET, then enable backlight. On power-off, reverse it. Violating this order—especially backlight before AVDD or RESET floating—causes latch-up or overcurrent. Use a reset supervisor and power-good chain to enforce timing. RONEN DISPLAY offers 0-MOQ in-stock modules and engineering support to help integrate robust sequencing.

Root Cause: Why Wrong Power Sequencing Kills Driver ICs

When an SoC and an LVDS or eDP panel are powered up in the wrong order, the display driver IC (DDIC) can be exposed to voltages on its I/O pins before its core supply (AVDD) is stable. This forward-biases internal parasitic diodes, causing latch-up—a low-impedance path that draws excessive current and burns the IC. Similarly, if the backlight is enabled before AVDD, the boost converter may overshoot, stressing the backlight driver and LEDs. On power-down, removing AVDD before IOVCC can leave residual charge on the panel, leading to electro-static discharge (ESD) damage. The eDP power sequencing requirement is even stricter because the high-speed differential pairs must be in a defined state before the receiver is powered. Understanding these failure mechanisms is the first step to a robust design.

Required Power-On Sequence and Timing Windows

For most LVDS and eDP panels, the power-on sequence must follow this order with defined delays:

• IOVCC (I/O supply): Apply first. This powers the logic interface. Typical voltage is 1.8V or 3.3V, but always check the panel datasheet.
• AVDD (analog supply): Apply after IOVCC is stable. Delay is usually 0–10 ms, but some panels require IOVCC to be stable for at least 1 ms before AVDD.
• RESET release: After AVDD is stable, wait 1–10 ms, then release RESET (active low). The reset signal must be held low during power-up to avoid undefined states.
• Backlight enable: Only after AVDD and RESET are stable and the panel is initialized. Enabling backlight too early can cause inrush current and damage the backlight driver.

On power-off, reverse the sequence: disable backlight first, then assert RESET, then remove AVDD, and finally IOVCC. The exact timing windows are panel-specific; consult the datasheet. A common mistake is to tie RESET to IOVCC, which violates the required delay.

Concrete Fix: Reset Supervisor and Power-Good Chain

To guarantee sequencing, use a reset supervisor IC (e.g., TPS3808, MAX809) that monitors IOVCC and AVDD. The supervisor holds RESET low until both supplies are within tolerance for a set delay. A power-good (PG) chain can be built with comparators or dedicated sequencers (e.g., UCD9090) that enable each rail in order. For backlight, use a load switch controlled by the PG signal of AVDD. Ensure that the enable pin of the backlight driver is pulled low by default. Add a Schottky diode from AVDD to IOVCC to prevent reverse current during power-down. For eDP, also sequence the HPD (hot plug detect) and AUX channels; the source must not drive AUX until the sink is powered. Measure with an oscilloscope: probe IOVCC, AVDD, RESET, and backlight enable simultaneously to verify timing. Adjust delays with RC networks or digital sequencers.

Layout and Component Selection for Robust Sequencing

Place the reset supervisor close to the panel connector to minimize noise on RESET. Use a dedicated LDO for AVDD with soft-start to limit inrush. For IOVCC, ensure the SoC's I/O rail can supply the panel's current without droop. Decouple each supply with 1µF and 100nF capacitors. Route RESET as a controlled-impedance trace away from high-speed LVDS pairs. If the panel has an internal power-on reset (POR), still add external supervision for safety. Choose components with wide temperature range if the application requires -40 to +90°C operation. RONEN DISPLAY's industrial TFT LCD modules are available with wide-temperature options and can be paired with our engineering support to validate your sequencing design.

Measurement and Validation Checklist

After implementing the sequencing circuit, validate with these steps:

1. Power up the system and capture the timing of IOVCC, AVDD, RESET, and backlight enable. Ensure the order and delays meet the panel datasheet.
2. Check for overshoot on AVDD and backlight enable; use snubbers if needed.
3. Power down and verify reverse order. Measure residual voltage on AVDD after IOVCC is removed; it should decay quickly.
4. Perform repeated power cycles (at least 1000) to catch intermittent latch-up.
5. Monitor driver IC temperature; abnormal heating indicates a sequencing issue.

If you observe display driver IC damage despite correct timing, check for ESD events or ground bounce. Adding TVS diodes on the interface lines can help.

How RONEN DISPLAY Supports Your Power Sequencing Design

RONEN DISPLAY (RONGEN DISPLAY TECHNOLOGY LIMITED) has been manufacturing industrial TFT LCD modules since 2011. Our 0-MOQ policy and in-stock standard products allow you to prototype without minimum order commitments. We offer engineering support to help you integrate our LVDS and eDP panels with your SoC, including guidance on power sequencing. Our modules are available in sizes from 0.96 to 21.5 inches, with IPS, high-brightness, and wide-temperature options. While we do not provide certification for end-system standards like EN 50155, our modules are built to industrial quality standards. Contact us at sales@odmlcd.com or +86 135 3777 9300 for datasheets and support.

Frequently asked questions

Related pages